



SIMATS
ENGINEERING



SIMATS
Saveetha Institute of Medical And Technical Sciences
(Declared as Deemed to be University under Section 3 of UGC Act 1956)

ASSESSMENT TOOL 2 CONCEPT MAPPING

Name: Jana Lahari

Reg No: 192424224

1. CPU, Memory, I/O Devices and Bus Structures

Main Concepts

- CPU
- Memory
- Input/Output (I/O) Devices
- Bus Structures

Sub-concepts

CPU

- Arithmetic Logic Unit (ALU)
- Control Unit (CU)
- Registers

Memory

- Cache Memory
- RAM (Primary Memory)

I/O Devices

- Input Devices (Keyboard, Mouse, Scanner)
- Output Devices (Monitor, Printer, Speaker)

Bus Structures

- Single Bus
- Multi Bus
- Hierarchical Bus

Relationships (Linking Words)

- CPU is composed of the ALU, Control Unit, and Registers.
- ALU executes arithmetic and logical calculations.
- Control Unit coordinates the execution of instructions.
- Registers hold temporary data, addresses, and instructions.
- Hierarchical Bus enhances system scalability and communication efficiency.
- I/O Devices communicate with the CPU and memory through the bus system.

Hierarchy (General → Specific)

Computer System

- CPU, Memory, I/O Devices, Bus Structures
- CPU (ALU, Control Unit, Registers)
- Memory (Cache Memory, RAM)

- I/O Devices (Input Devices, Output Devices)
- Bus Structures (Single Bus, Multi Bus, Hierarchical Bus)

Cross-links


- Cache Memory improves CPU performance by decreasing memory access time.
- Registers exchange data with the ALU during instruction processing.
- Bus Structures determine the speed of communication between hardware components.
- Multi Bus and Hierarchical Bus increase system efficiency by reducing communication delays.

Real-world Application

Desktop computers, laptops, smartphones, servers, embedded systems, and industrial automation systems.

Summary / Inference

A well-designed computer system depends on efficient interaction among the CPU, memory, I/O devices, and bus structures. Advanced bus architectures and memory hierarchy reduce communication delays, increase processing speed, and improve the overall performance of modern computing systems.



2. Instruction Execution Cycle and CPU Performance

Main Concepts

- Fetch
- Decode
- Execute
- CPU Performance

Sub-concepts

Fetch

- Retrieve instruction from memory
- Load instruction into the Instruction Register (IR)

Decode

- Decode the opcode
- Identify source and destination operands

Execute

- Carry out the required operation
- Write the result to a register or memory

CPU Performance

- CPI (Cycles Per Instruction)
- Clock Cycles
- Execution Time
- Benchmarking

Relationships (Linking Words)

- Fetch retrieves the instruction from main memory.
- Decode analyzes the opcode and identifies the required operands.
- Execute completes the specified operation using the ALU.
- Memory Access influences the time required for the fetch stage.
- Instruction Complexity affects the execution process.
- Pipeline Stalls increase the number of Cycles Per Instruction (CPI).
- Clock Cycles determine how quickly instructions are processed.
- Benchmarking measures and compares processor performance.

Hierarchy (General → Specific)

Instruction Execution Cycle

→ Fetch, Decode, Execute

→ CPU Performance

→ CPI, Clock Cycles, Execution Time, Benchmarking

Cross-links


- Faster memory access reduces instruction execution time.
- Pipeline stalls lower processor efficiency by increasing CPI.
- Clock frequency improves instruction processing speed.
- Benchmarking compares the performance of different processors using standard tests.

Real-world Application

Performance evaluation of Intel, AMD, ARM, Apple Silicon processors, data centers, and high-performance computing systems.

Summary / Inference:

The overall performance of a processor depends on the efficient execution of the Fetch, Decode, and Execute stages. Faster memory access, lower CPI, fewer pipeline stalls, and optimized clock cycles improve execution speed, while benchmarking helps evaluate and compare processor performance.



3. Comparison of 8085 and 8086

Architectures Central Topic

8085 vs 8086 Architecture

Main Concepts

- i. Instruction Set
- ii. Register Organization
- iii. Addressing Modes
- iv. Memory Segmentation

Sub-concepts

8085

- v. 8-bit processor
- vi. 64 KB memory
- vii. Six general-purpose registers
- viii. Limited addressing modes

8086

- ix. 16-bit processor
- x. 1 MB memory
- xi. General-purpose and segment registers
- xii. Memory Segmentation
- xiii. Advanced addressing modes

Relationships (Linking Words)

- xiv. 8086 supports larger memory than 8085.
- xv. Memory Segmentation improves memory management.
- xvi. Registers increase execution efficiency.
- xvii. Advanced Addressing Modes improve flexibility.
- xviii. Instruction Set determines processing capability.
- xix. Segment Registers manage code, data, stack, and extra memory.

Hierarchy (General → Specific)

Microprocessor Architecture → 8085 and 8086 → Registers, Instruction Set, Addressing Modes, Memory Segmentation.

Cross-links

- xx. Memory Segmentation supports multitasking.
- xxi. More Registers increase execution speed.
- xxii. Advanced Instructions improve real-time performance.


Real-world Application

Industrial automation, embedded systems, robotics, and control systems.

Summary/Inference

The 8086 architecture provides higher speed, larger memory, better multitasking, and greater efficiency than the 8085 architectures.

8085 AND 8086 ARCHITECTURAL COMPARISON



4. Addressing Modes and Instruction Types

Main Concepts

- i. Immediate Addressing
- ii. Direct Addressing
- iii. Register Addressing
- iv. Indirect Addressing
- v. Indexed Addressing

Sub-concepts

Instruction Types

- vi. Data Transfer Instructions
- vii. Arithmetic Instructions
- viii. Control Instructions

Performance Factors

- ix. Memory Access Time
- x. Instruction Size
- xi. Execution Speed

Relationships (Linking Words)

- xii. Immediate Addressing stores the operand within the instruction itself.
- xiii. Direct Addressing retrieves data from a specified memory location.
- xiv. Register Addressing accesses operands stored in CPU registers.
- xv. Indirect Addressing uses a register or pointer to locate memory.
- xvi. Indexed Addressing combines a base address with an index for accessing arrays.
- xvii. Addressing Modes influence memory access time and execution efficiency.
- xviii. Data Transfer Instructions move data between registers and memory.
- xix. Arithmetic Instructions perform mathematical and logical operations using different addressing modes.
- xx. Control Instructions manage the program flow through branching and looping operations.

Hierarchy (General → Specific)

Addressing Modes

→ Immediate, Direct, Register, Indirect, Indexed

→ Instruction Types (Data Transfer, Arithmetic, Control)

→ Performance Factors (Memory Access Time, Instruction Size, Execution Speed)

Cross-links


- xxi. Register Addressing provides the fastest instruction execution.
- xxii. Indexed Addressing simplifies array and string processing.
- xxiii. Indirect Addressing supports pointer-based and linked data structures.
- xxiv. Memory Access Time directly affects execution speed and CPU performance.

Real-world Application

Array processing, database management systems, pointer manipulation, embedded systems, operating systems, and compiler design.

Summary / Inference

Choosing the appropriate addressing mode enhances processor efficiency by reducing memory access time, improving execution speed, and optimizing program performance for different computing applications.



5.Number Systems, Memory Storage and Debugging

Central Topic

Number Systems

Organization

Main Concepts

- xxv. Binary Number System
- xxvi. Hexadecimal Number System
- xxvii. Instruction Representation
- xxviii. Memory Storage
- xxix. Debugging

Sub-concepts

Binary Number System

- xxx. Machine Language
- xxxi. Bit Representation

Hexadecimal Number System

- xxxii. Compact Representation
- xxxiii. Memory Address Representation

Memory Storage

- xxxiv. Binary Data Storage
- xxxv. Address Allocation

CPU Execution

- xxxvi. Instruction Fetch
- xxxvii. Instruction Decode
- xxxviii. Instruction Execution

Debugging

- xxxix. Memory Dump
- xl. Machine Code Analysis

Relationships (Linking Words)

- xli. Binary Number System represents machine instructions using 0s and 1s.
- xl.ii. Hexadecimal Number System simplifies long binary values into a compact form.
- xl.iii. Memory stores instructions and data in binary format.
- xl.iv. CPU fetches, decodes, and executes binary instructions.
- xl.v. Instruction Representation uses binary encoding for machine operations.
- xl.vi. Hexadecimal represents memory addresses for easier readability.
- xl.vii. Debugging tools display binary data in hexadecimal format.
- xl.viii. Binary values are converted into hexadecimal for efficient analysis.

Hierarchy (General → Specific)

Number Systems

- Binary Number System, Hexadecimal Number System
- Instruction Representation
- Memory Storage
- CPU Execution (Fetch, Decode, Execute)
- Debugging (Memory Dump, Machine Code Analysis)

Cross-links

- xlix. Binary data is converted into hexadecimal for better readability.
- l. Memory addresses are commonly represented in hexadecimal notation.

- li. CPU processes instructions stored in binary format.
- lii. Debuggers use hexadecimal values to examine memory contents and machine code.

Real-world Application

Assembly language programming, embedded systems, operating system development, microprocessor programming, hardware debugging, and firmware development.

Summary / Inference

The Binary and Hexadecimal Number Systems are fundamental to computer architecture. Binary is used for instruction execution and memory storage, while hexadecimal provides a compact and readable representation for memory addresses and debugging, improving program analysis and system development.

